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1 Overview
Our system allows the formal verification of digital circuits using specifica-
tions expressed in English. Verification is carried out by the SMV model
checker program [McM92]. SMV requires specifications to be written in
the temporal logic CTL (computation tree logic). SMV’s model checking
algorithm carries out inference over CTL formulas, with respect to a formal
representation of a circuit.
The system can turn English sentences into CTL formulas, allowing
natural language specifications to be used. A parser for English, returning
general-purpose semantic representations, is allied with a convertor from
these representations to CTL. The convertor is integrated with the SMV
model checker, so that inferential information may be used during semantic
interpretation.
The result exemplifies an interesting class of natural language under-
standing systems where the target is a specialised reasoning engine (as
opposed, say, to a database). The semantic interpretation process exploits
this engine, and the application as a whole delivers increased access to a
significant industrial technique.
A web interface is available at http://www.ltg.ed.ac.uk/prosper/.
2 Background
2.1 Model checking for hardware verification
Mechanised formal specification and verification tools can significantly aid
system design in both software and hardware. One established approach to
verification is temporal model checking, which allows the designer to check
that certain desired properties hold of the system. However, the normal
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Figure 1: A CTL structure and corresponding computation tree
requirement that specifications be expressed in temporal logic has proved
an obstacle to its adoption by circuit designers—hence the motivation for a
natural language interface.
2.2 Computation Tree Logic
The SMV program implements a model checking algorithm where circuit
properties are expressed in the temporal logic CTL [CES86]. In models of
CTL, the temporal order < defines a tree which branches towards the future.
CTL formulas that start with A express necessity. AG f is true at a time
t just in case f is true along all paths that branch forward from the tree at
t (true globally). AF f holds when, on all paths, f is true at some time in
the future. AX f is true at t when f is true at the next time point, along all
paths. Finally, A[f U g] holds if, for each path, g is true at some time, and
from now until that point f is true.
Figure 1, from [CES86], illustrates a CTL model structure, with the
relation < represented by arrows between circles (states), and atomic propo-
sitions being the letters contained in a circle. A CTL structure gives rise
to an infinite computation tree, and the figure shows the initial part of
such a tree when s0 is the initial state. States correspond to points of time
in the course of a computation, and branches represent non-determinism.
Formulas of CTL are either true or false with respect to any given model;
see Table 1 for three examples interpreted at s0.
3 Example
Sentence (1), taken from our corpus of specification discourses, is ambiguous.
The two CTL readings which our system assigns are shown in (2) and (2′).1
1In fact for this example the system currently chooses a ‘weak’ reading of until,
expressible in terms of—but not equivalent to—CTL’s ‘strong’ until (A[f U g]). The
2
formula sense at s0
AX c for all paths, at the next state c is true true
AG b for all paths, globally b is true false
AF(AX(a ∧ b))
for all paths, eventually there is a state from
which, for all paths, at the following state a and
b are true
true
Table 1: Interpretation of CTL formulas
(1) After sig1 becomes active sig2 should not become active until sig3
becomes active.
A[(sig1→ AX(¬sig2)) U sig3](2)
AG(sig1→ AX A[¬sig2 U sig3])(2′)
We can use SMV to test the truth of these readings for the circuit being
specified, and rank false readings according to the length of the computation
tree that SMV requires in order to generate a counter-example.
4 Architecture
4.1 System structure
The system consists of four components: (i) a parser, (ii) a convertor from
semantic representations to CTL, (iii) the SMV model checker, and (iv) a
module that mediates interaction between SMV and the semantic convertor.
These are connected using Python (http://www.python.org/), and com-
ponents (ii) and (iv) are also written in Python. The system currently
runs under Solaris and Linux, and has a web interface, accessible from
http://www.ltg.ed.ac.uk/prosper/.
4.2 Parser
We used the Alvey Natural Language Tools Grammar [GCB93] to implement
a parser for a restricted subset of English. The Alvey parser is written in
Common Lisp. The original broad-coverage grammar was modified by omit-
ting large chunks of the lexicon and making numerous changes to specific
grammar rules. The definition of an appropriate subset of English for this
task raised interesting issues of its own, discussed in [HK99].
CTL translations given here use strong until instead to improve readability; this choice is
independent of the ambiguity in question.
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4.3 Conversion to CTL
This component converts the semantic representations produced by the
Alvey system into CTL formulas. This process has some interesting se-
mantic aspects. For example, temporal information must be converted from
relations over Davidsonian event variables to modal operators. It is also
necessary to deal with the unscoped nature of the Alvey semantics. This
part of the system was initially written in Prolog, based on work by Danny
Tidhar [Tid98].
In (3), (4) and (5) we show respectively a short sentence from our corpus,
its Alvey semantics, and the CTL formula to which we convert it:
(3) After sig1 is active, sig2 is active for three cycles.
(4) (DECL
(AFTER (uqe (some (e1) e1))
(BE (uqe (some (e2) (PRES e2)))
(ACTIVE (name (the (x1) (and (sg x1) (named x1 sig1))))
(degree unknown)))
(and
(BE #1=(uqe (some (e3) (PRES e3)))
(ACTIVE (name (the (x2) (and (sg x2) (named x2 sig2))))
(degree unknown)))
(FOR #1# (uq ((NN \3) (x3) (and (pl x3) (CYCLE x3))))))
(timespan unknown)))
AG(sig1→ AX(sig2 ∧ AX sig2 ∧ AXAXsig2))(5)
4.4 SMV
The SMV model checker is a self-contained C program. As well as reading an
input file and accepting command line arguments, it has a line-oriented in-
teractive mode, allowing each SMV invocation to check an arbitrary number
of CTL formulas against a given circuit description.
4.5 SMV/convertor interaction
This component uses UNIX pipes to communicate with SMV, exploiting its
per-circuit interactive mode. Some work is necessary to interpret the output
of SMV in the case of a model checking failure, when a counter-example of
arbitrary length is returned in a plain text format.
5 Prospects
We are considering the adoption of a higher-order logic formalism for our
semantic representations. This would permit new kinds of inference prior to
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model checking, and would also allow a more natural conversion from the
output of the parser.
The SMV program can only provide our semantic interpretation process
with limited information about the success or failure of a model checking at-
tempt. It would be interesting to experiment with model checkers that make
a richer perspective available—game theoretic approaches, for example.
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